Figure 2 shows the timing between these signals that ensures glitchless clock propagation. The existing topology has an integrated negative D-latch and an AND gate. Though this design is simple and ...