The eye diagram analysis is conducted on an address signal net in tree topology with two SDRAMs driven by an FPGA at 2.4Gbps, shown in Figure 1. A 50 ohm resistor that serves as a parallel termination ...