The Xilinx® Virtex™-5 Ethernet media access controller (Ethernet MAC) block provides dedicated Ethernet functionality, which together with Virtex-5 RocketIO™ GTP transceivers and SelectIO™ technology ...
The host and device connections are speed independent ... The LDS SATA HOST XV5 IP incorporates the Transport layer, the Link layer and the PHY layer on a Xilinx Virtex 5 FPGA. The LDS SATA HOST XV5 ...
The proposed TRNG design is implemented on Xilinx Virtex-6, Artix-7 and Kintex-7 FPGAs. The experimental results demonstrate that our TRNG achieves a maximum throughput of 550 Mbps while using only 6 ...
This data feed is not available at this time.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback