For LDPC coding, the encoder and decoder leverage the SD-FEC hard IP cores available on select AMD Xilinx Zynq UltraScale+ RFSoC devices ... The products are applicable for ASIC and FPGA technologies ...
Now available in the Vivado Design Suite 2016.1, SmartConnect technology solves the system interconnect bottlenecks for high performance, multi-million system logic cell designs SAN JOSE, Calif., ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results